I. INTRODUCTION

E
LECTRICAL fast transient (EFT) disturbances represent one of the most serious threats to the operation of electronic systems. The electromagnetic (EM) energy resulting from an EFT event easily couples to cables connected to electronic equipment. Consequently, voltage pulses appear at the electronic system's ports, adversely affecting signal integrity and causing operation upsets. These effects are expected to become worse due to the continuous miniaturization trend in integrated circuits (IC) manufacturing and the resulting reduction of power supply voltages that are making electronic systems even more vulnerable.
Recognizing the importance of EFTs for designers, whose aim is to achieve electromagnetic compatibility (EMC) of equipment, international standards-such as the International Electrotechnical Commission (IEC) 61000-4-4-have been developed to provide test methods for the characterization of electronic system immunity to fast transient disturbances [1] - [3] . Such immunity tests are usually performed when the first prototype is ready or even just before production and, in case of failures, equipment reworking and redesign results in additional costs and delays. The electromagnetic compatibility (EMC) test discussed in this paper is the ISO 7637-3 capacitive coupling clamp (CCC) method [4] . The CCC test is a broadband EMC test suitable for coupling fast transient pulses, which typically occur as a result of switching processes. A first method to model the ISO 7637-3 CCC is given in [5] and [6] , where its properties are measured and characterized by making use of a vector network analyzer. Another technique to model the injection clamp is via a full-wave approach [7] to allow reproducing the response of the device in the time domain. As full-wave simulators typically consume a lot of CPU time, an alternative way is to construct circuit models that mimic the behavior of the injection clamp [8] - [10] . However, these models were solely based on calculating mutual inductances and capacitances and do not fully encompass all transmission-line (TL) effects.
In this paper, we propose an efficient technique, using the TL theory and the concept of surface transfer impedance and surface transfer admittance, to model the CCC as well as the CCC test bench. The proposed circuit equivalent of the CCC test setup is validated by means of measurements, leveraging a nonlinear circuit as device-under-test (DUT). As such, the appositeness to mimick the CCC test in simulations during the design phase of susceptible equipment is demonstrated.
The remainder of this paper is organized as follows. In Section II, a thorough description of the CCC test is given. The modeling technique for the CCC is explained in Section III. The model of the CCC test bench is explained in Section IV. Section V deals with the validation of the developed circuit model, via comparison with measurements using a nonlinear active DUT. Finally, some concluding remarks are formulated in Section VI.
II. DESCRIPTION OF THE ISO 7637-3 CCC TEST
The ISO 7637-3 CCC test uses an injection clamp (see Fig. 1 ), which is a mechanical test fixture consisting of two metallic plates connected to each other, placed above a ground plane. As is depicted in Fig. 2 , the wires under test are located inside the coupling clamp, i.e., between the two plates, while the other wires of the wire harness are placed at least 100 mm away from the coupling test fixture at a height of 50 mm above the ground plane. As in other module-level automotive EMC tests, the wire harness connects the DUT (at a height of 50 mm above the ground plane) with a load simulator (load box). The test is performed with a total harness length of 1700 mm.
An EFT generator introduces a predefined disturbance via the coupling clamp. The EFT pulse is depicted in Fig. 3 and is 0018-9375 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. described by a traditional double-exponential pulse (1) , where the parameters α, β, and U 0 determine its shape, as
In practice, the physical parameters such as rise time t r , 10 % pulse width t d and maximum amplitude U S , indicated in Fig. 3 , can be easily related to α, β, and U 0 [11] . In [4] , different test levels are defined to apply in the CCC test. In this paper, we will test with the pulse 3b shown in 
III. TL MODEL OF THE ISO 7637-3 CCC
In our model, we consider the injection via the coupling clamp as a shielding problem, i.e., we look at the clamp as if it is shielding the wire harness inside it. Inspired by [12] , we analyze the coupling of the field that is present between the outer surface of the clamp and the ground plane to the wire harness, by describing the problem with the help of two distinct TLs, i.e., an external TL and an internal TL (see Fig. 4 ). Here, the external TL consists of the ground plane and the outer surface of the clamp. This external line has a current I e flowing on the exterior of the clamp and the ground plane acts as return path. This external line also has a voltage difference V e between the exterior of the clamp and the ground plane. The internal line consists of the wire harness and the interior part of the clamp. This internal line has a current I i flowing on the wire harness, and the internal surface of the shield acts as return path. There is also a voltage difference V i between the wire harness and the internal surface of the shield. As discussed later, the coupling between these two TLs occurs via the surface transfer impedance Z t and the surface transfer admittance Y t . In this paper, for notational conciseness, we consider a wire harness of two wires, where one wire runs inside the injection clamp and the other one runs next to it. The theory described in this paper can however be generalized to N > 2 wires. Although the cross section of the CCC fixture has approximately a triangular shape, in this paper, we approximate it by a rectangular cross section (see Fig. 4 ). As the height of the opening (1 mm) is much smaller than the width of the fixture (14 cm), this approximation will have little influence on the accuracy of the model, and it expedites the simulations.
A. Calculation of the TLs' Parameters
We start our analysis by considering the CCC as a multiconductor TL (MTL) where all voltages are defined with respect to the ground plane (see Fig. 5 ). This MTL is governed by the following Telegrapher's equations:
By making use of the technique proposed in [13] , we easily obtain the per-unit-length (p.u.l.) parameters, being the impedance and admittance matrices' elements Z ij and Y ij (i, j=1,2) . Note that, given reciprocity, Z 12 = Z 21 and Y 12 = Y 21 .
Next, we relate the MTL of Fig. 5 to the situation depicted in Fig. 4 , consisting of two distinct TLs. The internal and external TL are described by the following equations [14] :
and the coupling between the two is provided by the surface transfer impedance Z t and the surface transfer admittance Y t .
As Fig. 4 on the one hand and Fig. 5 on the other hand describe the same system, the following relations are readily obtained: Substitution of (6) into (2) and (3) and identification with (4) and (5) yields
Hence, by looking at the injection clamp as an MTL (see Fig. 5 ) and calculating its p.u.l. parameters, we can easily deduce the sought-for surface transfer impedance Z t , the surface transfer admittance Y t and the p.u.l. impedances Z i and Z e and admittances Y i and Y e of the internal and external TL, respectively. Note that these p.u.l. impedances and admittances can be written as Z i = R i + jωL i , Y i = G i + jωC i and Z e = R e + jωL e , Y e = G e + jωC e , with ω the angular frequency, R i and R e the p.u.l. resistances, L i and L e the p.u.l. inductances, G i and G e the p.u.l. conductances and C i and C e the p.u.l. capacitances of the internal and external TL, respectively. For illustration, we give the p.u.l. parameters of the CCC fixture up to 100 MHz (see Table I ). This frequency range is sufficient as the bandwidth of the signal is only about 1 π 5ns = 63.6 MHz. In our model, the small dielectric losses are neglected. It is also noticed that, up to the numerical precision of the simulations, C 11 = −C 12 and L 12 = L 22 , which is due to the fact that conductor 1 is nearly entirely enclosed by conductor 2. In what follows, we will use the "weak coupling assumption" [15] , neglecting the coupling of the internal TL to the external TL. This amounts to putting Z t and Y t to zero in (5) while retaining the coupling terms in (4).
B. External TL
The external TL (as shown in Fig. 6 ) is given by the exterior of the clamp and the ground plane.
In time-harmonic regime and adopting the weak coupling assumption, we obtain the following equations: 
The square roots in (12) and (13) are defined such that (k e ) > 0 and (k e ) > 0. The clamp, its far-end load Z L , and the EFT source resistor Z g are specified in the standards such that Z C,e = Z g = Z L = 50 Ω. Hence, given this matching, B = 0 in (10) and (11) and A = v s (s) 2 , with s = jω, i.e., the frequency-domain equivalent of v s (t) (1).
C. Internal TL
To solve the internal TL, we use the chain parameter matrix (CPM) formulation [15] . This leads to the following equations:
where Φ(L) is the 2×2 chain parameter matrix (since we assume that only one wire runs into the injection clamp).
. V F T and I F T are the equivalent source terms at the end of the TL, given by
where V d and I d are distributed voltage and current sources along the line. In our case, these distributed sources appear because of the coupling of the external TL to the internal TL by means of the transfer surface impedance and transfer surface admittance, as follows:
The source terms V F T and I F T are expressed as
D. Circuit Model of the Equivalent Source Terms V F T and I F T
In the ISO 7637-3 [4] , a transient signal is injected and measured at the DUT end of the CCC. In (19) and (20), we obtained an expression for the source terms V F T and I F T in the frequency domain. Hence, using these expressions would make it necessary to take the Fourier transformation of the injected disturbance signal, apply (19) and (20) and take the inverse Fourier transform of the result. This not only causes overhead but would also result in the occurrence of the Gibbs phenomenon due to the fast pulses. Even more importantly, this would also imply that nonlinear DUTs cannot be assessed. These issues are solved by reformulating (19) and (20) in the Laplace domain and by constructing a circuit equivalent that allows rapid transient analysis in any commercial circuit solver. Transforming (19) and (20) to the Laplace domain (s = jω), neglecting the very small losses, yields
Analytically performing the integration of (21) and (22), the following closed form is obtained for V F T (s) and Table II ). 
with L = 1 m, β i = √ L i C i , and β e = √ L e C e . From (23) and (24), we construct an equivalent circuit using the following Laplace domain-time-domain correspondences, V (s)e −sT ⇔ v(t − T ) and
In (23) and (24), the right-hand side and left-hand side is multiplied by a retardation operator e −sβ i L . This is needed to eliminate advancing time operators e +sβ i L that appear in the right-hand sides of (23) and (24) during the integration. This retardation operator can be implemented by a simple TL model to take the delay into account. The equivalent circuit model of (23) is depicted in Fig. 7 , a similar circuit for I F T can be deduced from (24). From Fig. 7 , it can be seen that the delay factors are modeled by a TL terminated by its characteristic impedance while the scaling factors are included in the voltage-controlled current sources. The integration factor 1/s is modeled by taking a current source loaded with a capacitor of 1 F. The integrated voltage is then measured across this capacitor. This is done for every term in (23). Summation is obtained by placing all the voltage-controlled voltage sources in series, where an extra delay line with T D = β i takes the retardation operator e −sβ i L into account.
IV. MODELING OF THE TESTBENCH
Using the circuit equivalents of (23) and (24), we can now construct an equivalent circuit model of the entire ISO 7637-3 CCC test setup (see Fig. 8 ). The CCC injection clamp that encompasses the victim wire is represented by TL 3 with propagation factor k i and characteristic impedance Z C,i and voltage source V F T and current source I F T . TL 1 represents the wire that is placed (at least) 100 mm away from the coupling test fixture and at a height of 50 mm above the ground plane. TL 2 and TL 4 represent the parts of the victim wire outside the clamp and not running alongside the wire represented by TL 1 . MTL 1 and MTL 2 represent the two parts of the wire harness where the wires run next to each other, connected to the load box and DUT, respectively. To model this wire harness as an MTL, we applied the same method as in [16] . The load box and the DUT are connected to the two ends of the wire harness. The load box is a passive impedance, readily characterized by means of S-parameter measurements or simulations, and it is described in the EMC test plan. At the other end of the wire harness, the DUT is connected. The two-terminal nonlinear and passive DUTs considered here, are described further in Section V.
V. VALIDATION OF THE PROPOSED MODEL
To validate and illustrate the appositeness of our proposed model, we use passive and nonlinear DUTs. We measure the voltages at the DUTs and compare this with the simulation result of our model.
A. Passive DUT
As passive DUTs we use a 10-kΩ resistor and a 100-nF capacitor, representing DUTs with a high input impedance and a capacitance input stage, respectively. The purpose of these passive DUTs is to validate the proposed model of the test setup without having to deal with a potential inaccurate model of the DUT. The voltage across the resistor is depicted in Fig. 9 . Fig. 10 shows the voltage across the capacitor. As can be seen, our model accurately predicts the peak amplitude of the signal waveform and its envelope. Also, there is a good correspondence concerning the ringing frequency between simulations and measurements. For example, for the 10 kΩ DUT (see Fig. 9 ), in measurement, we have a ringing frequency of 13.7 MHz, while in simulation 16.1 MHZ, is observed. 
B. Nonlinear DUT
As an example of a nonlinear DUT, a low drop-out voltage regulator (VR) with schematic shown in Fig. 11 is selected. This DUT was also used in [17] to validate the RI-130 test model [18] . To validate our CCC test model, we measure the voltage at the input of the VR, i.e., between nodes A and B, during the test when we inject a fast transient pulse 3b level II. The result is shown in Fig. 12 . We also observe the waveform between nodes C and D, shown in Fig. 13 . Similar as for the passive DUTs and owing to imperfections of the test setup, the ringing frequency is not exactly the same when comparing simulations with measurements. Additionally, we cannot expect the circuit model data to correspond exactly with the measurements, as the model of the DUT itself also has limited accuracy. Nonetheless, as clearly demonstrated, the proposed model predicts all salient features of the output signal and input signal of the VR, and in particular, the magnitude of the disturbance peaks and the duration of the disturbance is accurately modeled. This is of critical importance and it allows the circuit designer to analyze the immunity of his/her circuit during the design phase. It is important to mention that the CPU time to run the simulation is only 4.83 s on a workstation equipped with a i7-4770 CPU at 3.40 GHz with 32 GB RAM, which demonstrates the efficiency of the circuit modeling approach.
VI. CONCLUSION
In this paper, we have proposed a circuit modeling technique for the ISO 7637-3 CCC test. Special attention has been devoted to the modeling of the CCC where the concept of the surface transfer impedance and surface transfer admittance was leveraged. The overall model was validated by means of measurements using a nonlinear VR as DUT. Good accuracy and efficiency was demonstrated. Consequently, the equivalent model can be used to assess the immunity of novel circuits and devices in their design phase.
